Senior Elect Design Engineer Updated On Wed, Aug 24th, 2022 by Saurenergy Candidate should have working experience with AMS Verification on multiple SOC’s or sub-systems. One should have proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools. Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles, as well as analog circuit basics, with previous analog design experience a plus. Candidate should be familiar with the […] Read more